Polytechnique > Recherche > Répertoire > Un professeur ou chercheur

Répertoire des expertises

Photo de Gabriela Nicolescu

Gabriela Nicolescu

Professeure titulaire
Département de génie informatique et génie logiciel


Ces données sont extraites du Répertoire des publications de Polytechnique Montréal. La liste ci-dessous recense la majorité des publications du professeur ou du chercheur, à Polytechnique, depuis 1994. Des publications datant d'avant l'embauche à Polytechnique, ou d'avant 1994, peuvent aussi être incluses dans la liste. Vous pouvez consulter le Répertoire des publications scientifiques et techniques pour plus de détails sur les documents qui y sont inclus.

1 R. Ayari, M. Nikdast, I. Hafnaoui, G. Beltrame, G. Nicolescu (2017). HypAp: a Hypervolume-Based Approach for Refining the Design of Embedded SystemsIEEE Embedded Systems Letters.  DOI : 10.1109/LES.2017.2695118 
2 F.G. de Magalhaes, R. Priti, M. Nikdast, F. Hessel, O. Liboiron-Ladouceur, G. Nicolescu (2016). Design and Modelling of a Low-Latency Centralized Controller for Optical Integrated NetworksIEEE Communications Letters, 20(3), p. 462-465. DOI : 10.1109/LCOMM.2016.2515583 
3 H. Li, A. Fourmigue, S. Le Beux, I. O'Connor, G. Nicolescu (2016). A thermal-Aware Laser Tuning Approach for Silicon Photonic Interconnects. 2nd International Workshop on Optical/Photonic Interconnects for Computing Systems (OPTICS Workshop 2016).
4 M. Nikdast, G. Nicolescu, J. Trajkovic, O. Liboiron-Ladouceur (2016). Modeling fabrication non-uniformity in chip-scale silicon photonic interconnectsDesign, Automation and Test in Europe Conference and Exhibition (DATE 2016), p. 115-120.
5 H. Li, A. Fourmigue, S. Le Beux, I. O'Connor, G. Nicolescu (2016). Towards Maximum Energy Efficiency in Nanophotonic Interconnects with Thermal-Aware On-Chip Laser TuningIEEE Transactions on Emerging Topics in Computing, 13 pages. DOI : 10.1109/tetc.2016.2561623 
6 M. Nikdast, G. Nicolescu, J. Trajkovic, O. Liboiron-Ladouceur (2016). Chip-Scale Silicon Photonic Interconnects: A Formal Study on Fabrication Non-UniformityJournal of Lightwave Technology, 34(16), p. 3682-3695. DOI : 10.1109/JLT.2016.2563781 
7 M. Nikdast, G. Nicolescu, J. Trajkovic, O. Liboiron-Ladouceur (2016). Photonic integrated circuits: a study on process variations. Optical Fiber Communications Conference and Exhibition (OFC 2016), 3 pages.
8 X. Yule, F. Gohring de Magalhaes, B. Radi, G. Nicolescu, F. Hessel, O. Liboiron-Ladouceur (2016). Towards a fast centralized controller for integrated silicon photonic multistage MZI-based switches. Optical Fiber Communications Conference and Exhibition (OFC 2016), 3 pages.
9 M. Nikdast, G. Nicolescu, J. Trajkovic, O. Liboiron-Ladouceur (2016). An analytical study of process variations in silicon photonic integrated circuitsPhotonics North 2016, 2 pages. DOI : 10.1109/PN.2016.7537965 
10 F. Gohring de Magalhaes, F. Hessel, O. Liboiron-Ladouceur, G. Nicolescu (2016). Cluster-based architecture relying on Optical Integrated Networks with the provision of a low-latency arbiter29th Symposium on Integrated Circuits and Systems Design (SBCCI 2016), 6 pages. DOI : 10.1109/SBCCI.2016.7724053 
11 F. Jaafar, G. Nicolescu, C. Richard (2016). A systematic approach for privilege escalation preventionIEEE International Conference on Software Quality, Reliability and Security - Companion (QRS-C 2016), p. 101-108. DOI : 10.1109/QRS-C.2016.17 
12 A. Fourmigue, G. Beltrame, G. Nicolescu (2016). Transient Thermal Simulation of Liquid-Cooled 3-D CircuitsIEEE Transactions on Components, Packaging and Manufacturing Technology, 6(9), p. 1349-1360. DOI : 10.1109/TCPMT.2016.2599100 
13 R. Ayari, I. Hafanaoui, G. Beltrame, G. Nicolescu (2016). Simulation-based Schedulability Assessment for Real- Time Systems. Conference on Summer Computer Simulation.
14 R. Ayari, I. Hafnaoui, A. Aguiar, P. Gilbert, M. Galibois, J.-P. Rousseau, G. Beltrame, G. Nicolescu (2016). Multi-objective mapping of full-mission simulators on heterogeneous distributed multi-processor systemsJournal of Defense Modeling and Simulation: Applications, Methodology, Technology.  DOI : 10.1177/1548512916657907 
15 R. Ayari, I. Hafnaoui, G. Beltrame, G. Nicolescu (2016). Schedulability-guided exploration of multi-core systems27th International Symposium on Rapid System Prototyping: Shortening the Path from Specification to Prototype (RSP 2016), p. 121-127. DOI : 10.1145/2990299.2990319 
16 R. Ayari, I. Hafnaoui, G. Beltrame, G. Nicolescu (2016). Schedulability-Guided Crossover Operator for Real-Time Scheduling on Heterogeneous Multi-core Systems. IEEE International Symposium on Rapid System Prototyping.
17 I. Hafnaoui, R. Ayari, G. Beltrame, G. Nicolescu (2016). Simulation-based Model Generator for Software Performance Estimation. IEEE International Symposium on Rapid System Prototyping.
18 L. Hui, S. Le Beux, G. Nicolescu, I. O'Connor (2015). Energy-efficient optical crossbars on chip with multi-layer deposited silicon20th Asia and South Pacific Design Automation Conference (ASP-DAC 2015), p. 148-153. DOI : 10.1109/ASPDAC.2015.7058996 
19 L. Hui, A. Fourmigue, S. Le Beux, X. Letartre, I. O'Connor, G. Nicolescu (2015). Thermal aware design method for VCSEL-based on-chip optical interconnectDesign, Automation and Test in Europe Conference and Exhibition (DATE 2015), p. 1120-1125.
20 L.G. Iugan, H. Boucheneb, G. Nicolescu (2015). A generic conceptual framework based on formal representation for the design of continuous/discrete co-simulation toolsDesign Automation for Embedded Systems, 19(3), p. 243-275. DOI : 10.1007/s10617-014-9156-3 
21 F.G. De Magalhaes, R. Priti, M. Nikdast, F. Hessel, O. Liboiron-Ladouceur, G. Nicolescu (2015). A low-latency centralized controller for MZI-based optical integrated networksInternational Conference on Photonics in Switching (PS 2015), p. 118-120. DOI : 10.1109/PS.2015.7328972 
22 M. Nikdast, G. Nicolescu, J. Trajkovic, O. Liboiron-Ladouceur (2015). Silicon photonic integrated circuits under process variationsAsia Communications and Photonics Conference (ACPC 2015). DOI : 10.1364/ACPC.2015.ASu2A.12 
23 T.L.B. Cheikh, A. Aguiar, S. Tahar, G. Nicolescu (2015). Tuning framework for stencil computation in heterogeneous parallel platformsJournal of Supercomputing, 72(2), p. 468-502. DOI : 10.1007/s11227-015-1575-9 
24 S. Le Beux, H. Li, I. O'Connor, K. Cheshmi, X. Liu, J. Trajkovic, G. Nicolescu (2014). Chameleon: Channel efficient optical network-on-chip17th Design, Automation and Test in Europe (DATE 2014). DOI : 10.7873/DATE2014.317 
25 S. Le Beux, H. Li, G. Nicolescu, J. Trajkovic, I. O'Connor (2014). Optical crossbars on chip, a comparative study based on worst-case lossesConcurrency Computation Practice and Experience, 26(15), p. 2492-2503. DOI : 10.1002/cpe.3336 
26 S. Le Beux, H. Li, G. Nicolescu, I. O'Connor (2014). A reconfigurable optical network on chip for streaming applications9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC 2014), 2 pages. DOI : 10.1109/ReCoSoC.2014.6861340 
27 A. Fourmigue, G. Beltrame, G. Nicolescu (2014). Efficient transient thermal simulation of 3D ICs with liquid-cooling and through silicon vias17th Design, Automation and Test in Europe (DATE 2014). DOI : 10.7873/DATE2014.087 
28 T.L. Ben Cheikh, G. Nicolescu, J. Trajkovic, Y. Bouchebaba, P. Paulin (2014). Fast and accurate implementation of Canny edge detector on embedded many-core platform12th IEEE International New Circuits and Systems Conference (NEWCAS 2014), p. 401-404. DOI : 10.1109/NEWCAS.2014.6934067 
29 S. Le Beux, I. O'Connor, G. Nicolescu, G. Bois, P. Paulin (2013). Reduction methods for adapting optical network on chip topologies to 3D architectures. Microprocessors and Microsystems, 37(1), p. 87-98.
30 S. Le Beux, I. O'Connor, Z. Li, X. Letartre, C. Monat, J. Trajkovic, G. Nicolescu (2013). Potential and pitfalls of silicon photonics computing and interconnectIEEE International Symposium on Circuits and Systems (ISCAS 2013), p. 317-320. DOI : 10.1109/ISCAS.2013.6571845 
31 A. Fourmigue, G. Beltrame, G. Nicolescu (2013). Explicit transient thermal simulation of liquid-cooled 3D ICs16th Design, Automation and Test in Europe Conference and Exhibition (DATE 2013), p. 1385-1390. DOI : 10.7873/DATE.2013.283 
32 O. El-Mahi, G. Pesant, G. Nicolescu, G. Beltrame (2013). Embedded system verification through constraint-based scheduling. International Symposium on Rapid System Prototyping (RSP 2013), p. 73-9.
33 J. Trajkovic, S. Abdi, G. Nicolescu, D.D. Gajski (2012). Automated generation of custom processor core from C code. Journal of Electrical and Computer Engineering, p. Art. No.: 862469.
34 B. Girodias, L.G. Iugan, Y. Bouchebaba, G. Nicolescu, E.M. Abouhamid, M. Langevin, P. Paulin (2012). Integrating memory optimization with mapping algorithms for multi-processors system-on-chip. Transactions on Embedded Computing Systems, 11(3).
35 O. El-Mahi, G. Nicolescu, G. Pesant, G. Beltrame (2012). Embedded system verification through constraint-based scheduling. IEEE International High Level Design Validation and Test Workshop (HLDVT 2012), p. 92-95.
36 T.L.B. Cheikh, G. Beltrame, G. Nicolescu, F. Cheriet, S. Tahar (2012). Parallelization strategies of the canny edge detector for multi-core CPUs and many-core GPUs. 10th IEEE International New Circuits and Systems Conference (NEWCAS 2012), p. 49-52.
37 Y. Bouchebaba, A.-E. Ozcan, P. Paulin, G. Nicolescu (2012). MpAssign : a Framework for Solving the Many-Core Platform Mapping ProblemJournal of Software: Practice and Experience, 42(7), p. 891-915. DOI : 10.1002/spe.1157 
38 S. Le Beux, J. Trajkovic, I. O'Connor, G. Nicolescu, G. Bois, P. Paulin (2011). Optical Ring Network-on-Chip (ORNoC): Architecture and design methodology. 14th Design, Automation and Test in Europe Conference and Exhibition (DATE 2011), p. 788-793.
39 S. Le Beux, J. Trajkovic, I. O'Connor, G. Nicolescu (2011). Layout guidelines for 3D architectures including Optical Ring Network-on-Chip (ORNoC). 19th IEEE/IFIP International Conference on VLSI and System-on-Chip (VLSI-SoC 2011), p. 242-247.
40 P.-E. Gaillardon, F. Clermidy, I. O'connor, J. Liu, M. Amadou, G. Nicolescu (2011). Matrix nanodevice-based logic architectures and associated functional mapping method. ACM Journal on Emerging Technologies in Computing Systems, 7.
41 A. Fourmigue, G. Beltrame, G. Nicolescu, E.M. Aboulhamid, I. O'Connor (2011). Multi-granularity thermal evaluation of 3D MPSoC architectures. 14th Design, Automation and Test in Europe Conference and Exhibition (DATE 2011), p. 575-578.
42 A. Fourmigue, G. Beltrame, G. Nicolescu, E.M. Aboulhamid (2011). A linear-time approach for the transient thermal simulation of liquid-cooled 3D ICs. 9th IEEE/ACM International Conference on Hardware/Software-Codesign and System Synthesis (CODES+ISSS 2011), part of Embedded Systems Week (ESWEEK 2011), p. 197-205.
43 G. Beltrame, G. Nicolescu (2011). A multi-objective decision-theoretic exploration algorithm for platform-based design. 14th Design, Automation and Test in Europe Conference and Exhibition (DATE 2011), p. 1192-1195.
44 S. Le Beux, J. Trajkovic, I. O'Connor, G. Nicolescu, G. Bois, P. Paulin (2010). Multi-optical network-on-chip for large scale MPSoC. IEEE Embedded Systems Letters, 2(3), p. 77-80.
45 S. Le Beux, G. Nicolescu, G. Bois, P. Paulin (2010). A system-level exploration flow for optical network on chip (ONoC) in 3D MPSoC. IEEE International Symposium on Circuits and Systems (ISCAS 2010), p. 3613-3616.
46 S. Le Beux, G. Bois, G. Nicolescu, Y. Bouchebaba, M. Langevin, P. Paulin (2010). Combining mapping and partitioning exploration for NoC-based embedded systems. Journal of Systems Architecture, 56(7), p. 223-232.
47 B. Girodias, L. Gheorghe, Y. Bouchebaba, G. Nicolescu, E.M. Aboulhamid, M. Langevin, P. Paulin (2010). Combining memory optimization with mapping of multimedia applications for multi-processors system-on-chip. 21st IEEE International Symposium on Rapid System Prototyping (RSP 2010), p. 9.
48 V. Sanz, S. Jafer, G. Wainer, G. Nicolescu, A. Urquia, S. Dormido (2009). Hybrid modeling of opto-electrical interfaces using DEVS and modelica. DEVS Integrative M and S Symposium (DEVS 2009), part of the 2009 Spring Simulation Multiconference (SpringSim 2009).
49 S. Le Beux, G. Nicolescu, G. Bois, Y. Bouchebaba, M. Langevin, P. Paulin (2009). Optimizing configuration and application mapping for MPSoC architectures. NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2009), p. 474-481.
50 B. Girodias, Y. Bouchebaba, G. Nicolescu, E.M. Aboulhamid, P. Paulin, B. Lavigueur (2009). Multiprocessor, multithreading and memory optimization for on-chip multimedia applications. Journal of Signal Processing Systems, 57(2), p. 263-283.
51 A. Fourmigue, B. Girodias, G. Nicolescu, E.M. Aboulhamid (2009). Co-simulation based platform for wireless protocols design explorations. Design, Automation and Test in Europe Conference and Exhibition (DATE 2009), p. 874-877.
52 I. O'Connor, F. Mieyeville, F. Gaffiot, A. Scandurra, G. Nicolescu (2008). Can integrated photonics solve MPSoC interconnect issues?. 25th International VLSI Multilevel Interconnection Conference (VMIC 2008), p. 163-170.
53 L. Gheorghe, F. Bouchhima, G. Nicolescu, H. Boucheneb (2008). Semantics for model-based validation of continuous/discrete systems. Design, Automation and Test in Europe Conference and Exhibition (DATE 2008), p. 498-503.
54 E. Bensoudane, D. Tonietto, L. Gheorghe, G. Nicolescu (2008). System-level design of continuous/discrete-time heterogeneous systems applied to high-speed serial link. Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference (NEWCAS-TAISA 2008), p. 189-192.
55 J. Lapalmet, E.M. Aboulhamid, G. Nicolescu, F. Rousseau (2007). Separating Modeling and Simulation Aspects in Hardware/Software Framework-Based Modeling Languages. Arabian Journal for Science and Engineering, 32(2C), p. 41-60.
56 N. Hireche, J.M.P. Langlois, G. Nicolescu (2007). A systolic array for sequence comparison based on two logic levels processing element. IEEE Northeast Workshop on Circuits and Systems (NEWCAS 2007), p. 73-76.
57 M. Briere, B. Girodias, Y. Bouchebaba, G. Nicolescu, F. Mieyeville, F. Gaffiot, I. O'Connor (2007). System level assessment of an optical NoC in an MPSoC platform. Design, Automation and Test in Europe Conference and Exhibition (DATE 2007), p. 1084-1089.
58 F. Bouchhima, G. Nicolescu, E.M. Aboulhamid, M. Abid (2007). Generic Discrete-Continuous Simulation Model for Accurate Validation in Heterogeneous Systems Design. Microelectronics Journal, 38(6-7), p. 805-815.
59 Y. Bouchebaba, B. Girodias, G. Nicolescu, F. Coelho, E.M. Aboulhamid (2007). Buffer and register allocation for memory space optimization. Journal of VLSI Signal Processing Systems for Signal, Image and Video Technology, 49(1), p. 123-138.
60 Y. Bouchebaba, B. Girodias, G. Nicolescu, E.M. Aboulhamid, B. Lavigueur, P. Paulin (2007). MPSoC memory optimization using program transformation. ACM Transactions on Design Automation of Electronic Systems, 12(4), p. 43.
61 S. Provost, B. Lavigueur, G. Bois, G. Nicolescu (2006). Integration of Configurable Processors in a Multiprocessor Platform. IEEE International SOC Conference (SOCC 2006), p. 221-224.
62 P.G. Paulin, C. Pilkington, M. Langevin, E. Bensoudane, D. Lyonnard, O. Benny, B. Lavigueur, D. Lo, G. Beltrame, V. Gagne, G. Nicolescu (2006). Parallel Programming Models for a Multiprocessor Soc Platform Applied to Networking and Multimedia. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 14(7), p. 667-680.
63 G. Nicolescu, F. Bouchhima, L. Gheorghe (2006). CODIS - a framework for continuous/discrete systems co-simulation. 2nd IFAC Conference on Analysis and Design of Hybrid Systems (ADHS 2006), p. 274-275.
64 B. Nicolescu, N. Ignat, Y. Savaria, G. Nicolescu (2006). Analysis of real-time systems sensitivity to transient faults using MicroC kernel. IEEE Transactions on Nuclear Science, 53(4), p. 1902-1909.
65 N. Ignat, B. Nicolescu, Y. Savaria, G. Nicolescu (2006). Soft-Error Classification and Impact Analysis on Real-Time Operating Systems. Design, Automation and Test in Europe Conference and Exhibition (DATE 2006), p. 180-185.
66 N. Hireche, J.M.P. Langlois, G. Nicolescu (2006). Survey of biological high performance computing: Algorithms, implementations and outlook research. Canadian Conference on Electrical and Computer Engineering (CCECE 2006), p. 1926-1929.
67 B. Girodias, Y. Bouchebaba, G. Nicolescu, E.M. Aboulhamid, P. Paulin, B. Lavigueur (2006). Application-level memory optimization for MPSoC. 17th IEEE International Workshop on Rapid System Prototyping, p. 169-175.
68 L. Gheorghe, F. Bouchhima, G. Nicolescu, H. Boucheneb (2006). Formal definitions of simulation interfaces in a continuous/discrete co-simulation tool. 17th IEEE International Workshop on Rapid System Prototyping, p. 186-192.
69 F. Bouchhima, M. Briere, G. Nicolescu, M. Abid, E.M. Aboulhamid (2006). A SystemC/Simulink co-simulation framework for continuous/discrete-events simulation. IEEE International Behavioral Modeling and Simulation Workshop, p. 1-6.
70 Y. Bouchebaba, V. Gagne, G. Nicolescu, M. Aboulhamid (2006). SoC memory optimization using loop transformations. 4th IEEE International Northeast Workshop on Circuits and Systems (NEWCAS 2006).
71 B. Nicolescu, N. Ignat, Y. Savaria, G. Nicolescu (2005). Sensitivity of real-time operating systems to transient faults : A cause study for microC kernel. 8th European Conference on Radiation and its Effects on Components and Systems (RADECS 2005).
72 R. Grou-Szabo, H. Ghattas, Y. Savaria, G. Nicolescu (2005). Component-Based Methodology for Hardware Design of a Dataflow Processing Network. 5th International Workshop on System on Chip for Real-Time Applications (IWSOC 2005), p. 289-294.
73 L. Gheorghe, G. Nicolescu (2005). Mp Socs Including Optical Interconnect. Technological Progresses and Challenges for CAD Tools Design. 5th International Workshop on System on Chip for Real-Time Applications (IWSOC 2005), p. 546-551.
74 J. Lapalme, E.M. Aboulhamid, G. Nicolescu, L. Charest, F.R. Boyer, J.P. David, G. Bois (2004). Robust Estimation of LP Parameters in White Noise with Unknown Variance. Design, Automation and Test in Europe Conference and Exhibition (DATE 2004), p. 732-733.
75 J. Lapalme, E.M. Aboulhamed, G. Nicolescu, L. Charest, F.R. Boyer, J.P. David, G. Bois (2004). Esys.net: A New Solution for Embedded Systems Modeling and SimulationACM Sigplan Notices, 39(7), p. 107-114. DOI : 10.1145/997163.997179 
76 A.A. Jerraya, G. Nicolescu, S. Yoo (2004). Modèle de simulation pour logiciel et systèmes d'exploitation enfouis. Spécification et validation des systèmes monopuces. Lavoisier. p. 101-120.
77 A.A. Jerraya, G. Nicolescu (2004). Méthodes de validation pour systèmes hétérogènes. Spécification et validation des systèmes monopuces. Lavoisier. p. 57-100.
78 N. Gorse, M. Metzger, J. Lapalme, E.M. Aboulhamid, y. Savaria, G. Nicolescu (2004). Enhancing ESys.Net with a semi-formal verification layer. 16th International Conference on Microelectronics (ICM 2004), p. 388-391.
79 J.-P. Calvez, G. Nicolescu (2004). Spécification et modélisation des systèmes logiciels/matériels. Spécification et validation des systèmes monopuces. Lavoisier. p. 19-56.
80 F.R. Boyer, L. Yang, E.M. Aboulamid, L. Charest, G. Nicolescu (2003). Multiple SimpleScalar Processors with Introspection, under SystemC. 46th IEEE Midwest Symposium on Circuits and Systems (MWSCAS 2003), p. 1400-1404.


© École Polytechnique de Montréal
Bottin | Plan du site | Recherche | Conditions